digital logic - what is the approach to design edge triggered d flip flop? - Electrical Engineering Stack Exchange
D Flip-Flop (edge-triggered)
Designing of D Flip Flop
This happens to be a negative edge triggered JK flip flop. I used boolean algebra and found D = E' and E = D'. Given the propagation delay I thought this was